Wykaz publikacji wybranego autora

Stanisław Kuta, prof. dr hab. inż.

profesor zwyczajny

Wydział Informatyki, Elektroniki i Telekomunikacji
WIEiT-ke, *Katedra Elektroniki

Identyfikatory Autora Informacje o Autorze w systemach zewnętrznych

ORCID: brak

ResearcherID: brak

Scopus: brak

OPI Nauka Polska

Liczba pozycji spełniających powyższe kryteria selekcji: 68, z ogólnej liczby 70 publikacji Autora

1
  • 15 MHz elliptic OTA-C filters in 1.2$\mu$m CMOS technology
2
  • 2.5V 14 MHz CMOS current mode 6-th order elliptic lowpass filter
3
  • 2.5V 14 MHz CMOS current mode 6-th order elliptic lowpass filter
4
  • A comparative study of integrated CMOS filters for non-uniform sampling Delta Modulators
5
  • A new ADC based on asynchronous operation
6
  • An analog dual delay locked loop using coarse and fine programmable delay elements
7
  • Analog delay line elements with wide range controlled-delay
8
  • Application-driven flow control in distributed monitoring and control systems
9
  • Approach to the design of asymmetric coupled-line directional couplers with the maximum achievable impedance-transformation ratio
10
  • Asynchroniczne przetwarzanie analogowo-cyfrowe typu Sigma-Delta
11
  • Broadband quarter-square 4Q analog multiplier based on CMOS inverters
12
  • CMOS current mode building blocks of the elementary PWL functions
13
  • CMOS current mode filters with arbitrary characteristics employing multiple loop feedback architectures
14
  • Current controlled delay line elements' improvement study
15
  • Design, fabrication and characterization of SOI pixel detectors of ionizing radiation
16
  • Double edge class BD hybrid DPWM implementation using linearized LBDD algorithm
17
  • Elektronika
18
  • Elementy i układy elektroniczne
19
  • Elementy i układy elektroniczne
20
  • Fast low voltage analog four-quadrant multipliers based on CMOS inverters
21
  • Filter implementation for CMOS adaptive sampling delta modulators
22
  • Four-quadrant analog multiplier based on CMOS inverters
23
  • Four-quadrant analog multiplier based on CMOS inverters
24
  • Four-quadrant CMOS transconductance multiplier operating at low voltage and high-speed
25
  • Fully depleted monolithic active pixel sensor in SOI technology